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Silicon based power devices can be used at 200oc. The device measurements made during
this program show a predictable shift in device parameters with increasing temperature. No
catastrophic or abrupt changes occurred in the parameters over the temperature range. As expected,
the most dramatic change was the increase in leakage currents with increasing temperature. At
200°C the leakage current was in the milliAmp range but was still several orders of magnitude
lower than the on-state current capabilities of the devices under test. This increase must be
considered in the design of circuits using power transistors at elevated temperature.
Three circuit topologies have been prototyped using MOSFET's and IGBT's. The circuits
were designed using zero current or zero voltage switching techniques to eliminate or minimize
hard switching of the power transistors. These circuits have functioned properly over the
temperature range. One thousand hour life data have been collected for two power supplies with no
failures and no significant change in operating efficiency.
While additional reliability testing should be conducted, the feasibility of designing soft
switched circuits for operation at 200oc has been successfully demonstrated.
INTRODUCTION
Semiconductor power devices are typically rated for operation below 150°C. While digital
and low power analog devices have been characterized at elevated temperatures [1-4], little data are
available for power semiconductors over 150°C [5]. In most cases, the device is derated to zero
operating power at 150°C to 175°C. A typical derating curve found in the manufacturer's data
book for a power MOSFET is shown in Figure 1 [6].
Typical space-based power sources generate high currents at low voltages. To reduce
resistive losses and the weight associated with high current busses, it would be advantageous to
locate the power conversion and conditioning electronics as close to the primary source as
possible. Location, however, is limited by the local temperature generated by the power source.
Electronics capable of operating at higher temperatures could be placed nearer the power source. In
addition, conversion and conditioning electronics produce significant heat which must ultimately be
removed. High temperature electronics would result in a higher heat rejection temperature for the
thermal management system resulting in a reduction in the size of the thermal radiators and
decreasing launch weight.
Higher operating temperatures are also beneficial in terrestrial applications. The maximum
temperature for automotive underhood electronics is increasing due to changes in styling and
airflow patterns for improved fuel efficiency. Recently Texas Instruments discussed an automotive
fuel injector power IC for operation to 200°C [7]. In computer and office equipment, higher
operating temperatures reduce or eliminate the need for forced air, reducing noise levels.
Temperature variations in the device parameters must be quantified in order to implement
extended temperature range operation. The fundemental device physics indicates silicon devices
should operate with some variation in device parameters over a temperature range from -125°C to
over 300oc. Below -125oc, the impurity (doping) atoms are not 100% ionized and as the
temperature decreases further, the ionization percentage decreases. At the high temperature end of
the temperature range, the intrinsic cartier concentration increases to equal the doping concentration
level and the silicon behaves as an intrinsic semiconductor with no p-n junctions. Figure 2 plots the
electron density as a function of inverse temperature for n-type silicon doped at 1015 cm -3 [8]. The
increase in intnnsic carder concentration, results in a shift of the Fermi level toward mid-bandgap
at elevated temperatures. The position of the Fermi level for an intrinsic semiconductor is at mid-
bandgap. By increasing the doping concentration, higher operating temperatures can be achieved.
The Fermi level as a function of temperature and doping level is plotted in Figure 3 [9]. This
technique of increasing doping level has been used to fabricate low power analog and digital
devices in silicon with junction operating temperatures in excess of 300°C.
The goal of this program was to characterize four power transistor types: a bipolar junction
transistor (BJT), an n-channel metal-oxide-semiconductor field effect transistor (N-MOSFET), an
insulated gate bipolar transistor (IGBT), and a MOS-Controlled Thyristor (MCT), and to
demonstrate the operation of the some devices in power convener applications.
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Chapter 1 SEMICONDUCTOR PARAMETERS AS A FUNCTION OF
TEMPERATURE
The fundamental properties of the semiconductor device change as a function of
temperature. These changes in turn affect the device operating parameters. A number of the basic
temperature relationships and their impact on device performance will be reviewed in this section.
As discussed above, the intrinsic carrier concentration, ni, increases with temperature. This
relationship is given in equation 1:
ni = _ve -Ed2kT eqn. 1
where Nc = effective density of states in the conduction band
Nv = effective density of states in the valence band
Eg = bandgap energy
k = Boltzmann's constant
T = temperature
The bandgap energy, Eg, is slightly temperature sensitive. For silicon:
Eg = 1.21eV - (2.8xl0-nev/K)T eqn. 2
The density of states, Nc and Nv, are also temperature dependent:
eqn. 3
Where- me = the effective mass of an electron
mh = the effective mass of a hole
h = Planck's constant
eqn. 4
Substituting equations 3 and 4 in to equation 1 yields:
ni2 = K1T3e-E_/kT
Where K1 = constant
Ego = bandgap at 0°K
eqn. 5
As previously noted, the Fermi Level is dependent on temperature and doping level:
Ef = Ec - kTlnN_ for n-type eqn. 6
Ef = _ + kTln-_, for p-type eqn. 7
lr
VC'here Ec = conduction band edge energy
Nd = the donor concentration level
Ev = valence band edge energy
Nd = the acceptor concentration level
The conductivity, _, of the semiconductor is related to the carrier concentration and the mobility of
the cartier:.
Where
o = q_ten + ql.tpp
q = charge on an electron
lae -- mobility of an electron
n = electron concentration
I.tp = mobility of a hole
h = hole concentration.
eqn. 8
Mobility is a function of temperature and doping concentration as shown in Figure 4 for electrons.
The decrease in mobility with increasing temperature is due to increased lattice scattering.
The diffusion constant for electrons and holes is related to temperature and mobility by the
following equations:
Dn = _tek_ eqn. 9
Dp = Jap-_ eqn. 10
At higher doping, mobility is weakly related to temperature and the diffusion constant increases
with increasing temperature. At lower doping levels, the mobility decreases exponentially with
increasing temperature and the diffusion constant decreases with increasing temperature.
The diffusion length for injected holes and electrons is the mean distance the injected hole
or electron travels before recombination takes place and is defined by:
Le = _'e'Ce for electrons eqn. 11
Lp = _p'Cp for holes eqn. 12
Where Xe = electron lifetime before recombination
Xp = hole lifetime before recombination
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Figure 4. Mobility as a function of temperature in silicon.
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Device leakage current is often considered the limiting factor in using silicon devices at
elevated temperature. In all four transistors, the on-state leakage current is through a reverse biased
p-n junction in the transistor structure. The equation for the reverse bias saturation current in a p-n
junction is given by:
io--qd ,o LLNNA + LpNDJ eqn. 13
Where Io = saturation current
A = area of the junction
npo = equilibrium minority carrier concentration
Pno = equilibrium minority carrier concentration
ni = intrinsic carrier concentration
The intrinsic carrier concentration which increases with increasing temperature has a significant
effect on the leakage current. DN, LN, npo, Dp, .Lp, and Pno are also a function of temperature, but
their effect is secondary to that of ni. The approximate fractional change in the leakage current of a
reverse biased p-n junction can be estimated. The ideal diode equation is:
I= Io(e v/vT- 1) eqn. 14
Differentiating I with respect to T and neglecting the unity term yields:
d41 v= constant
From equation 1:
lootn_ 0c T3e-EgoIkT
DifferentiatingwithrespecttoT
FinaLly substituting into equation 3:
aIl qV-Ego
= I_-1 dlo vl
llod--T-TVT| cqn. 15
eqn. 16
eqn. 17
eqn. 18
Where: V = the applied voltage
VT = kT/q
The leakage current of a p-n junction increases by approximately +8% per oc, which corresponds
to a doubling for every 10°C - 12°C increase in temperature. Increased leakage results in increased
off-state losses in the power switch.
Saturation Voltage And On-Resistance
In current switching applications, the saturation voltage, Vcesat, plays a major role in
determining the on-state bipolar transistor losses. Under normal switching operation, the saturation
voltage drop across the bipolar transistor or insulated gate bipolar transistor occurs in the non-
conductivity modulated drift region of the collector. The doping level of this region is typically
low. This is necessary in high voltage devices to avoid breakdown. The mobility decrease, as
shown in Figure 4, with increasing temperature resulting in an increase in the resistivity of the drift
region. At a constant current, the voltage drop across the drift region will increase with increasing
temperature.
As reported in refs 10 and 11, the forward voltage droi" of the MCT decreases with
temperature at high current levels. In the forward conducting state, the transistors in the thyristor
structure are in saturation and the excess carrier concentrations in the base regions reach high-level
injection. The doping concentrations in these two layers becomes unimportant and the structure
behaves like a p-i-n diode with the transistor base layers forming the intrinsic region.
Equation 19 shows that when the p and n regions of the p-i-n diode are in low-level injection, the
current density in a p-i-n diode is proportional to the intrinsic carrier concentration.
j 2qLanitanh / wi I(e(qV,/2kW-1)
-
eqn. 19
'r_/here La = diffusion length
ta = transit time of carriers
Wi = intrinsic region width
Va = forward voltage
By substituting in the approximation for ni shown in Equation 20 into Equation 19, Equation 21 is
obtained.
ni = T3/2e'Eg/2kT eqn. 20.
j2qLa T3/2. ,I w i _ (qVd'2kT-1)1
- _a tann_-_a _¢e(Eg/2kT) ] eqn.21
This equation shows that for a given forward voltage, the current density through the diode
increases with increasing temperature. Conversely, the forward drop decreases with temperature if
the forward current in fixed.
The on-state resistance of the MOSFET is determined by the mobility of the carriers.
Increasing temperature will result in increased on-state resistance. The extend depends on the
doping level.
Breakdown Voltage
The breakdown voltage determines the maximum voltage the device can block. Avalanche
multiplication is the most significant mechanism in junction breakdown. It establishes the upper
limit on thereversebiasfor mostdiodes,onthecollectorvoltageof bipolartransistors,andon the
drainvoltageof MOSFET's.In avalanchemultiplicationbreakdown,underhighelectricfields
impactionizationoccurscreatinghole-electronpairs.Theseholesandelectronssubsequentlyhave
collisionscreatingadditionalholesandelectrons- amultiplicationeffectwhichleadsto breakdown
of thejunction.As thetemperatureincreasesthebreakdownvoltageincreases.Carrierstraveling
throughthedepletionlayerunderahighfield losepartof theirenergyto opticalphononsafter
travelingeachelectron-phononmeanfreepath_..Thevalueof _. decreaseswith increasing
temperature:
 Ep)
_, = k0tan _ eqn. 22
Where Ep = average energy loss per phonon scattering
Carders lose more energy to the crystal lattice along a given distance at constant fields with
increasing temperature. Therefore, the carries must pass through a greater potential difference
(higher voltage) before they can acquire sufficient energy to generate an electron-hole pair. The
temperature dependence of breakdown voltage is shown in Figure 5. The increase is also
dependent on the doping concentrations.
The MCT requires an applied voltage to hold the device off. When forward biased and held
in the off state by a positive gate-to-anode voltage, the collector-base junction of the npn transistor
in the thyristor structure is the only reverse biased junction blocking the anode-to-cathode voltage.
The transistor action of the npn transistor multiplies the current through this junction. Therefore, it
is expected that the forward breakdown voltage of the MCT would decrease as temperature
increases. Arther, et. al. have recently reported similar results for P-MCT's showing a decrease in
breakdown voltage with increasing temperature[12]. The effect is less evident in N-MCTs, since
the transistor action is for a pnp transistor with a lower current gain.
Dc Beta In The BJT
There is a peak in Beta at low current levels in BJT's as the generation and diffusion
currents dominate the emitter-base junction. However, Beta "fall-off" occurs at high current levels
due to the bandgap narrowing, Auger recombination and the Shockley-Hall-Read process. These
effects are shown in Figure 6. In addition, at high current conditions the effective base width
increases (Kirk effect) causing a further reduction in Beta
At low current levels the Beta of the transistor is given by:
1 NaXBDp X.____ NaXBW E e(Eg_ VEy2k T
Beta - NdEXEDn _ 2L_ + eqn. 232Dn_NcN_Xo
Where XB = base width
NdE = donor concentration in the emitter
Xe = emitter width
WE = emitter depletion layer width
VE = base-emitter voltage
Xo = effective minority carder lifetime in the depletion region
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Substituting the temperature dependencies into equation 23 yields:
__l__ = NaXB/a'Pqk_ v x2
Beta NdEXEI.te q__- 2_ek_x e
+ NaXBWE e(Eg_ VE)/2kT
2bte_-_/ 4/2nrnekT _- [.2nmhkT._ -h-2 l_ h 2 / x°
eqn. 24
The dependency on temperature largely cancels in the In'st term. With respect to the second term,
its affect is dependent on the doping level of the base. The product of decreasing mobility and
increasing T can be assumed to result in only a slight effect on Beta. The third term has a strong
temperature dependency. Since the base-emitter voltage, VE, is less than the bandgap, Vg, for
silicon, the value of the exponential term increases with increasing temperature. Also the
temperature terms in the denominator will further increase Beta as the temperature increases, which
leads to a further increase in Beta at low current levels with increasing temperature.
For high level injection, Beta is given by:
1 NaXBDp / IEXB /+ x2B
Beta - N_---_-DEDn[l'! 2qDnANa/ 4L_ eqn. 25
In comparison to the equation for low level injection, the temperature dependency is significantly
less for high level injection than for low level due to the elimination of the third term. The exact
dependency will be determined by the doping level and their impact on mobility and the diffusion
constants in equation 22.
Threshold Voltage In The MOSFET
The change in threshold voltage can vary over the range from -2 to - 100mV/°C depending
on the doping concentration and oxide thickness. The threshold voltage in the linear region is given
by:
Qf Y4esqNA_B
VT = Cms - _ii + 2_tB + Ci eqn. 26
Differentiating with respect to temperature yields:
dVT dq/B [2
eqn. 27
where;
dq/B __ + 1/Ego )
---T_Eq -Ival eqn. 28
Published experimental results for threshold voltage as a function of temperature, doping level and
oxide thickness are presented in Figure 7.
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Switching Times
The governing equations for the stitching time delays of a bipolar transistor in the common
emitter configuration are:
,_o_ O_11 aN)_iB1 - IB1 1i)  qn.
Xl = 03N + C01 in/ IBI- IB2 /
o_l-(XNOq/|Ic I(_N_ ) ---IB2"]"" _ 1 - aNl_
eqn. 30
l J It' - !1--i_)B2 /
1:2- a)N{1- aN)_O.-HIcI_ (I___N)IB2] eqn. 31
Where Xo = turn-on time
"_1 + x2 = the turn-off time of the transistor
x 1 = storage time
x2 = decay time
o_ = alpha cutoff frequency
o._(1 - aN) = beta cutoff frequency
o_i = inverted alpha cutoff frequency
O_N = normal current gain
a1 = inverse current gain under inverted operating conditions
IB 1 = base current
Ic I = collector current
The delay times are inversely proportional to the cut-off frequency of the transistor.
The cutoff frequency, fT, is given by:
Where
{2  CE++cp,w2xo2.wll'J,
CE = emitter capacitance
CC = collector capacitance
CE = parasitic capacitance
W = base width
rl = 2 for a uniformly doped base layer
Vs = saturation velocity of the collector
eqn. 32
From this equation, one finds an inverse relationship between temperature and the cutoff
frequency. Therefore, the delay times increase with temperature.
For aMOSFET,thecutoff frequencyis givenby:
f'r- I.tnVo
27tL2 eqn. 33
Where VD = drain voltage
L = channel length
Since mobility generally decreases with increasing temperature (the rate is s function of doping
levels), the cutoff frequency decreases with increasing temperature and the delay times should
increase.
Chapter 2. DEVICES UNDER TEST
The four devices used for testing were supplied by Harris Semiconductor. The devices
were chosen as typical representatives of the four transistor types (See Table 1). The IGBT and the
MCT represent higher blocking voltage capability, while the N-MOSFET has the highest current
rating. Only the bipolar transistor was available commercially in a hermetic metal package. The
other three devices were packaged in plastic packages. The glass transition temperature for
semiconductor molding compounds is typically 180°C. Above the glass transition temperature, the
thermal coefficient of expansion increases dramatically with a corresponding decrease in the
Young's Modulus. Plastic packages are not suitable for 200°C operation due to potential failure
modes associated with the packaging material and the internal wire bonds. The N-MOSFET, IGBT
and MCT were custom packaged by Harris Semiconductor in hermetic metal packages for testing.
TABLE 1. Devices used in Study
Device Type Device Number Current Rating Voltage Rating
NPN 2N6032 50A 150V
N-MOSFET RFH75N05E 75A 50V
IGBT TA9796 34A 1000V
Mcr MCTA60P60 60A 600V
Chapter 3. DEVICE MEASUREMENTS
During the testing, each device was mounted to a heat sink in a Delta Design 9032 test
chamber. Teflon insulated, silver plated copper wire was used for electrical connection to the
devices under test. Under software control the test chamber was brought to within +/-0.2°C of the
desired test temperature and held for 5 minutes. This allowed the heat sink and device to achieve
the ambient chamber temperature. The individual test was then performed and the temperature
raised. The test temperatures ranged from 20°C to 200°C in 10°C increments.
The test equipment set-up is shown in Figure 8. The test equipment was controlled by a
Tektronics PEP 301 80386-16 personal computer through a general purpose interface bus (IEEE
488). The software used to control the temperature tests were Tektronics' GURU II and
Microsoft's GWBASIC and Quick Basic. Each piece of test equipment was given a GPIB name
and address using the program IBCONF. The software address and programming protocol of each
device were confu'med by inputting a single line commands using IBSIC software included in
GURU II. When it was established that each component of the test system responded correctly, the
tests were repeated using GWBASIC and the driver interface software provided in GURU II. The
software codes for each of the semiconductor device parameter measurements were written in
Basic.
Tests performed using the TEKTRONIX 371 high power curve tracer utilized pulse current
measurements. The pulse (half amplitude pulse width) employed by the curve tracer is 250us +/-
10%, with a rise/fall time of 401.ts to 1201.ts with a repetition rate of 0.25 times the line frequency at
power levels of 3kW and 0.5 times the line frequency at power levels of 300W.
Leakage Current
Data for the BJT collector-emitter leakage was measured by applying a collector-emitter
voltage of 80V with a HP6030A power supply, shorting the base and emitter leads and reading the
collector current with a TEKTRONIX DM5120 programmable digital multimeter. The collector-
emitter leakage current, Ices, of the BJT as a function of temperature is plotted in Figure 9. The
leakage current increases with increasing temperature after an initial plateau. This plateau is
attributed to other parasitic leakage paths in the device which are temperature independent and
dominate at the lower temperatures. In the portion of the curve not dominated by the parasitic
leakage paths (100°C to 200°C) the leakage current was found to double every 12°C as expected.
Collector-emitter leakage current for the IGBT was performed using the same test circuitry
as the BJT with a Vce voltage of 400V. The MOSFET measurements were made with Vds = 50V
and the gate connected to the source. The IGBT and MOSFET test results are plotted in Figure 9.
An attempt to reduce the MOSFET drain-source leakage current by applying a negative 5V gate-
source voltage which reduced the leakage current by a factor of two over the entire temperature
range.
Measurements of the off-state leakage current of the MCT versus temperature were made
with anode-to cathode voltages of 500V and 300V and a gate to anode voltage of 10V. The 500V
measurement lead to breakdown and destruction of the device at temperatures near 200°C. (See
Breakdown Voltage section) The MCT leakage data for an anode-to-cathode voltage of 300V is
plotted in Figure 9.
The emitter-base leakage current of the BJT was measured by applying emitter-base
voltages of 1 to 7V using a PS5010 programmable power supply while measuring the leakage
current using a DM5120 programmable digital multimeter. The device again demonstrated a
saturation of leakage current in the lower temperature range, Figure 10, with a doubling of leakage
current every 10-12°C. Breakdown of the emitter-base junction occurred at Veb=7V near room
temperature, but was soon overcome by the increase in the junction breakdown voltage with
increasing temperature.
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Analysis of the gate-source and gate-emitter leakage, for the MOSFET and IGBT
respectively, indicated currents of less than 10nA (this data was lost in the noise resolution of the
measurement equipment) at all temperatures for all gate voltages).
While the leakage currents did increase with increasing temperature, the leakage currents at
200°C were still 3-5 orders of magnitude lower than the typical on-state currents (milliAmps vs 30-
75 Amps). No anomalies occurred in the data above 150°C with the leakage currents doubling
every 10°C to 12°C. The rate of increase in leakage current was somewhat lower for the IGBT and
the MCT.
Saturation Voltage And On-Resistance
The saturation voltage of the bipolar transistor was measured at a forced Beta of 10 (using a
base current Ib=5A and limiting the collector current to Ic=50A). Figure 11 shows the measured
collector-emitter saturation voltage for the BJT. There is a slight increase in saturation voltage with
temperature (1.7mV/°C).
To measure the Vcesa t of the IGBT, a gate-to-emitter voltage, Vge, of 10V was applied.
The collector-emitter voltage was then acquired at a collector current of Ic=30A, Figure 11.
Because of the MOS gate of the IGBT, the base current of the bipolar structure could not be
controlled as in the BJT, so unlike the bipolar devices studied, the IGBT shows a negative Vcesa t
temperature dependence above 80°C.
The MCTs on-state voltage drop was measured with the gate-to-anode voltage (Vga) was
set to - 10V and the anode-to-cathode current was set to 60A. Figure 11 shows the results of the
on-state voltage drop versus increasing temperature as expected.
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On-resistance (Rdson) and RMS drain current determine the power loss in a MOSFET.
Using the TEKTRONIX 371 curve tracer with a pulsed drain current, Id, of 75A and a constant
Vgs-V T (using the temperature dependent threshold voltage V T shown later) of 6.5V, the data in
Figure 12 was measured. Rds increases approximately 50p.Q/°C. The increase in Rds was
expected due to the decreasing carrier mobility with increasing temperatures as previouslydiscussed.
Brvakdown Voltage
The variation in breakdown voltage for the devices were obtained using a TEKTRONIX
371 curve tracer. For the MOSFET, the gate was shorted to the source and the Ids versus Vds
transfer characteristic were acquired and used to determine the breakdown voltage plotted in Figure
13. The breakdown voltage increase of about 7.6% per 100°C. The IGBT breakdown voltage data
in Figure 14 also shows an increase of about 7.6% per 100°C.
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Figure 12. On-Resistance of N-MOSFET Versus Temperature.
Breakdown voltage tests for the bipolar device, Figure 13, display an unexpected drop in
Vce s breakdown voltage in the temperature region above 140°C. These curves are typical of several
devices tested. Because the device base and emitter are shorted externally for this test, it is believed
that the increases in the internal base resistance with temperature and the increased leakage with
temperature could allow the device to begin to turn-on (internal transistor action) without an applied
base current lower the breakdown voltage in the higher temperature range.
The MCT requires an applied voltage to hold the device off. A 10V gate voltage was
applied for the breakdown measurements. Figure 13 shows the results of the breakdown versus
temperature measurement. When forward biased and held in the off state by a positive gate-to-
anode voltage, the collector-base junction of the npn transistor in the thyristor structure is the only
reverse biased junction blocking the anode-to-cathode voltage. The transistor action of the npn
transistor multiplies the current through this junction. Therefore, it is expected that the forward
breakdown voltage of the MCT would decrease as temperature increases. This decrease is evident
in the results of the measurement. Arther, et. al. have recently reported similar results for P-MCTs
[9].
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Dc Beta In The BJT
The DC current gain of the bipolar transistor was measured using a TEKTRONIX 371
curve tracer at a constant VCE of 2.6V. Figure 14 shows a typical set of curves for this test. These
curves show the peak in Beta at low current levels as the generation and diffusion currents
dominate the emitter-base junction, and the Beta "fall-off" at high current levels due to the Webster
effect. At high current levels the temperature dependency is less significant as predicted in a
previous section.
Threshold Voltage In The MOSFET
Using a TEKTRONIX 371 curve tracer at a Vds of 5V, the transfer characteristics for the
1/2
MOSFET were obtained. The data was then plotted as Id versus Vg s (Figure 15) and the
threshold voltage was determined as the straight line intercept with the Id=0A (Vgs) axis. Figure
16 presents the threshold voltages obtained as a function of temperature. The data has a slope of
-4.5mV/°C. At 200°C, the threshold voltage is still sufficiently high for easy control of the
transistor.
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Figure 14. DC Beta Versus Temperature.
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SWITCHING CHARACTERISTICS
MOSFET
Measurement of switching times proved to be quite challenging due to parasitcs associated
with the wiring necessary to connect drive circuitry to the device-under-test in the oven and the
difficulty in obtaining a purely resistive load. The gate drive circuit for the N-MOSFET switching
tests is shown in Figure 17.
The load was fabricated by a parallel combination of 10fl, 7W composite power resistors
which were placed in the oven with the device-under-test. This produced a load with a low
temperature coefficient of resistance, but sizable inductances ( RL = 0.67_, 0.2 lla.FI as measured
with an HP 4275A Multi-frequency LCR meter at 10MHz). Twisted pair leads (<8 inches)
connected the device to the gate drive circuitry (driven by the Tektronics AFG5101 Arbitrary
Function Generator) and the load to the voltage supply (HP6032). Output waveforms were
captured using the Tektronics 2440 oscilloscope, and the AM503 current amp with the A6303
current probe. Tests were performed using 1001.tsec pulses to avoid junction heating. Figures 18-
21 show typical N-MOSFET turn-off and turn-on waveforms at 20oc and 200oc, for VDS = 30V
and ID = 45A (Channel 1 - drain-to-source voltage @ 5V/div, Channel 2 - drain current @
10A/div). Ringing in the turn-off voltage waveform, Figures 18 and 20, was a result of natural
oscillation between the R, L, of the load and the Cgd of the N-MOSFET. A 25D gate resistor
reduced the ringing in the output, but increased the rise and fall times. The graph of switching time
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Figure 18. N-MOSFET Turn-off Waveforms at 20oc. Channel 1 is the Drain-to-Source
Voltage Displayed at 5V per division. Channel 2 is the Drain Current Displayed at 10A per
division. The Time Scale is 200ns per Division.
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Figure 19. N-MOSFET Turn-on Waveforms at 20oc. Channel 1 is the Drain-to-Source
Voltage Displayed at 5V per division. Channel 2 is the Drain Current Displayed at 10A perdivision. The Time Scale is 500ns per Division.
i !
I
r_
T
U
Figure 20. N-MOSFET Turn-off Waveforms at 200oc. Channel 1 is the Drain-to-Source
Voltage Displayed at 5V per division. Channel 2 is the Drain Current Displayed at 10A per
division. The Time Scale is 200ns per Division.
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Figure 21. N-MOSFET Turn-on Waveforms at 200°C. Channel 1 is the Drain-to-Source
Voltage Displayed at 5V per division. Channel 2 is the Drain Current Displayed at 10A per
division. The Time Scale is 500ns per Division.
versustemperature,Figure22,showsanalmostflat responseto temperature, but with switching
times much higher than specified by the manufacturer. The 0.67_ load used in the test has a time
constant, tRL = 316ns, which results in a 10-90% time of 694ns. This value contributed heavily to
the room temperature VDS fall time of 620ns which is more than an order of magnitude longer thanthe
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Figure 17. N-MOSFET Switching Test Driver Circuit
manufacturer's specified typical fall time of 17ns. In addition to the RL time constant of the load,
drive limitations of the IR2110 and the charge-transfer characteristics of the RFH75N05E also
contribute to the slow switching time.
As in most FET's, the input impedance of a power MOSFET consists of a high input
resistance in parallel with an equivalent input capacitance. The input capacitance includes the gate-
to-source, Cgs, and the gate-to-drain, Cgd, capacitance. Due to the Miller effect on Cgd, the input
capacitance of the MOSFET is not well-defined. The effects of the change in the input capacitance
can be seen in the normalized charge transfer characteristics of the RFH75N05E MOSFET, Figure
23. Each of the VGS curves can be viewed as having three separate regions of turn-on or turn-off
operation. In the first region of turn-on, the VGS curve is linear, the gate voltage has risen to a
leve!Lwhere - the_re is _ c .urrent conduction. During this period, the gate potential is in the pre-
--_:,uu,u___gton, ana cnarging me eqmvatent input capacitance, Cgd, thus the slope is relatively
constant. The rate of charging m th_s first region directly affects the turn-on delay. In the second
region, turn-on is complete when the drain voltage has switched 90%. There is an abrupt increase
in the input capacitance, identified by the flattening of the gate voltage curve. As the MOSFET
turns on, the Miller effect becomes dominant. Cgd and Cgs being depletion dependent are thus
voltage dependent and change rapidly in this region. In the third region, since Cgd is depletion
dependent, its capacitance rises dramatically as the voltage between drain and gate diminishes, and
changes polarity when VDS drops below VGS. As C_d rises, the Miller capacitance increases even
more rapidly, despite the decrease in voltage gain (dV'DS/dVGs). The increasing Miller capacitance
¢..
E
I--
250O
2000
1500
1000
5OO
,,,,---..--,
i m i
0 • • • • i | • • • • • • • • •
0 50 100 150 200 250
Temperature (°C)
u Tum-on Voltage
8 Turn-on Current
-- Tum-off Voltage
o Turn-off Current
Figure 22. Resistive Switching Times for N-MOSFET as a Function of Temperature (RL =
0.67f_, 0.211.tH)
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Figure 23. Normalized Switching Waveforms for Constant Gate-Current [ref].
keeps the gate voltage characteristic nearly flat until VSAT is reached. After VDS has decayed to
VSAT, the gate then resumes its rise to the imposed gate drive level.
Appropriate gate drive and load resistors could not be designed to adequately test the
switching characteristics of the power MOSFET.
Bipolar
The drive circuit for the bipolar switching tests is given in Figure 24. R1 and C1 are
selected to produce a 100kts pulse. The IR2110 could not provide the drive current needed by the
bipolar transistor.
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Figure 24. Drive Circuit for the Bipolar Switching Tests
Figures 25-28 show typical BJT turn-on and turn-off waveforms, for VCE = 30V and IC = 45A.
Again tinging in the turn-off voltage, Figure 25 and 27, is due to the inductive component of the
load. The maximum specified rise time and fall time for the 2N6032 is ll.ts. The values measured
at 20°C were a rise time of 180ns and a fall time of 120ns. A graph of the change in switching
times for the BJT, Figure 29, indicates a relatively flat response in the turn-off voltage and the
turn-on current. Most notable is a 5.6ns/°C increase in the BJT turn-off current and turn-on
voltage times.
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Figure 25. Bipolar Turn-off Waveforms at 20oc. Channel 1 is the Drain-to'Source Voltage
Displayed at 10V per division. Channel 2 is the Drain Current Displayed at 10A per
division. The Time Scale is ll.ts per Division.
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Figure 26. Bipolar Turn-on Waveforms at 20oc. Channel 1 is the Drain-to-Source Voltage
Displayed at 10V per division. Channel 2 is the Drain Current Displayed at 10A per
division. The Time Scale is l_ts per Division.
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Figure 27. Bipolar Turn-off Waveforms at 200°C. Channel 1 is the Drain-to-Source
Voltage Displayed at 10V per division. Channel 2 is the Drain Current Displayed at 10A per
division. The Time Scale is ll.ts per Division.
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Figure 28. Bipolar Turn-on Waveforms at 200oc. Channel 1 is the Draih-to-Source
Voltage Displayed at 10V per division. Channel 2 is the Drain Current Displayed at 10A per
division. The Time Scale is l_ts per Division.
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Figure 29. Resistive Switching Times for Bipolar as a Function of Temperature
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Figure 30. IGBT Turn-off Waveforms at 20oc. Channel 1 is the Drain-to-Source Voltage
Displayed at 20V per division. Channel 2 is the Drain Current Displayed at 10A per
division. The Time Scale is 200ns per Division.
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Figure 31. IGB'ITum-on Waveforms at 20oc. Channel 1 is the Drain-to-Source Voltage
Displayed at 20V per division. Channel 2 is the Drain Current Displayed at 10A per
division. The Time Scale is 200ns per Division.
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Figure 32. IGBT Turn-off Waveforms at 200oc. Channel 1 is the Drain-to-Source Voltage
Displayed at 20V per division. Channel 2 is the Drain Current Displayed at 10A per
division. The Time Scale is 200ns per Division.
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Figure 33. IGBT Turn-on Waveforms at 200°C. Channel 1 is the Drain-to-Source Voltage
Displayed at 20V per division. Channel 2 is the Drain Current Displayed at 10A per
division. The Time Scale is 200ns per Division.
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Figure 34. Resistive Switching Times for IGBT as a Function of Temperature
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The BJT drive circuit was used for the IGBT switching tests with the exception that the
load resistor was changed to RL = 5.55f2, 1.21.tH. Figures 30-33. show the IGBT turn-off and
turn-on waveforms at 20°C and 200oc, for a VCE =150V and IC = 30A. Ringing in the turn-off
voltage waveforms is again a result of the inductive load. A rise time of 250ns and a fall time of
1.21.ts were measured at 20oc. The typical fall time specified by the manufacturer is 1.81.ts. The
rise and fall times as a function of temperature are presented in Figure 34.
MCT
The test circuit used to measure the MCT switching times is shown in Figure 35. The
HP6030 power supply provided a cathode-to-anode voltage of 200V. Two Lambda LLS7060
power supplies provided positive and negative 13V rails for the gate-to-anode drive circuit. An
IR2110 gate driver was used to drive the MCT. As in the data sheet test circuit, a diode was used
in parallel with the load to protect the MCT. The test conditions used for the data sheet
specifications were a 2.5fL 501.tH load, a gate-to-anode drive of +/- 20V and an anode-to-cathode
voltage of 300V. These conditions were not duplicated to reduce stress on the MCT. The data
sheet specifications are a current rise time of 0.4t.tS (typical) and a current fall time of 1.81.tS
(typical). A resistive load (3.39f2, 1.040_tH) was used for making the switching times versus
temperature measurements. This set the on-state current to approximately 60A which corresponds
to the maximum average on-state current rating of the MCT. A Tektronix 2440 Oscilloscope was
used to measure the anode-to-cathode voltage and to measure the cathode current.
IG
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1.041.tH._
S _7
200V
Figure 35. Switching Tme Test Circuit.
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Figure 36. Turn-on waveforms at 30°C. Channel 1 is the current entering the cathode Ok)
displayed at 10A per vertical division. Channel 2 is the cathode-to-anode voltage (-Vak)
displayed at 50V per vertical division. The horizontal scale is 500ns per division.
CHign(
CH2gnc
Ik
Figure 37. Turn-on waveforms at 200°C. Channel 1 is the current entering the cathode (Ik)
displayed at 10A per vertical division. Channel 2 is the cathode-to-anode voltage (-Vak)
displayed at 50V per vertical division. The horizontal scale is 500ns per division.
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Figure 38. Turn-On Gate Drive Waveforms At 30°C. Channel 1 Is The Current Entering The
Gate (Ig) Displayed At 0.5APer Vertical Division. Channel 2 Is The Gate-To-Anode Voltage
(Vga) Displayed At 5V Per Vertical Division. The Horizontal Scale Is 500ns Per Division.
CHignd
CH2gnd_
Vga
Figure 39. Turn-On Gate Drive Waveforms At 200°C. Channel 1 Is The Current Entering The
Gate (Ig) Displayed At 0.5A Per Vertical Division. Channel 2 Is The Gate-To-Anode Voltage
(Vga) Displayed At 5V Per Vertical Division. The Horizontal Scale Is 500ns Per Division.
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Figure 40. Turn-Off Waveforms At 30°C. Channel 1 Is The Current Entering The Cathode (Ik)
Displayed At 10A Per Vertical Division. Channel 2 Is The Cathode-To-Anode Voltage (-Vak)
Displayed At 50V Per Vertical Division. The Horizontal Scale Is 500ns Per Division.
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Figure 41. Turn-OffWaveforms At 200°C. Channel 1 Is The Current Entering The Cathode Ok)
Displayed At 10A Per Vertical Division. Channel 2 Is The Cathode-To-Anode Voltage (-Vak)
Displayed At 50V Per Vertical Division. The Horizontal Scale Is 500ns Per Division.
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Figure 42. Turn-Off Gate Drive Waveforms At 30°C. Channel 1 Is The Current Entering The
Gate (Ig) Displayed At 0.5A Per Vertical Division. Channel 2 Is The Gate-To-Anode Voltage
(Vga) Displayed At 5V Per Vertical Division. The Horizontal Scale Is 500ns Per Division.
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Figure 43. Turn-Off Gate Drive Waveforms At 200°C. Channel 1 Is The Current Entering The
Gate (Ig) Displayed At 0.5A Per Vertical Division. Channel 2 Is The Gate-To-Anode Voltage
(Vga) Displayed At 5V Per Vertical Division. The Horizontal Scale Is 500ns Per Division.
The MCT turns on very rapidly because of its regenerative thyristor structure.
Because of this, the stray inductance in the load serves as a turn-on snubber and may mask the
device's true turn-on versus temperature characteristics. Also, the MCTs turn on shown in Figure
36 at 30°C and in Figure 37 at 200°C. may have been slowed by the gate drive. The turn-on gate
drive is shown in Figure 38 at 30°C and in Figure 39 at 200°C. The MCTs turn off is a two stage
process. First, the regenerative on-state must be broken by turning on the off-FET. Then the
excess carders in the base regions must be recombined. The off-FET supplies charge to the n-base
layer for recombination. The excess carriers in the p-base layer, however, must recombine
internally. This recombination represents the major portion of the turn-off time. As in the bipolar
transistor, this recombination process takes longer at elevated temperatures. Figures 40 and 41
show the MCT turn-off at 30°C and 200°C, respectively. Figures 42 and 43 show the turn-off gate
drive at 30°C and at 200°C respectively. The switching times as a function of temperature are
shown in Figure 44.
e,-
E
°_
I--
3000
2500
2000
1500
lOOO
5O0
-- IB----
--0-----
Vultetge :aiiTi._ (r_) ...................................................................
Current _ise Time (ns) )
Voltage !:_iseTime (ns).........
Current :all Time (ns) Jfl
• • ° ° • • ° ° • • • •
0 50 100 150 200 250
Temperature (°C)
Figure 44. MCT Switching Times as a Function of Frequency
Chapter 4. DEVICE CHARACTERIZATION CONCULSIONS
For the four devices characterized, in general the shift in device parameters above 150°C
continued the trend which had developed over the range from 25oc to 150oc. With the exception
of the bipolar breakdown voltage, no anomalous measurements were observed. The leakage
current which is often considered a major factor at elevated temperatures increased with
temperature as expected. However, the leakage current at 200oc was still in the milliamp range.
The only other parameter which changed dramatically with temperature was the breakdown voltage
of the MCT. This decrease in breakdown voltage with increasing temperature must be included in
high temperature MCT designs.
The results of the switching tests are somewhat inconclusive, particularly for the N-
MOSFET due to parasitics in the test circuitry and limitations on the drive circuits. The BJT, IGBT
and the MCT are slower switching devices and the switching test data is consistent with the
manufacturer's specifications for these devices.
Circuits can be designed with the device characteristics measured at 200oc. From the
experience of making the measurements, it is recommended that resonant, zero current or zero
voltage switching techniques be used in the circuit design. The devices are capable of providing
blocking voltages in the off-state or conducting current in the on-state. However, hard switching
with both voltage and current present can result in secondary breakdown and destruction of the
devices at elevated temperatures.
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Chapter 5. RESONANT CIRCUIT TESTING
From the results of the parameter testing, the IGBT and the N-MOSFET were
chosen for testing in power supply circuits. The BJT was rejected because of its high base
current needs and the complexity of the base drive circuitry. The MCT was obtained late in
the program, too late to be included in circuit design. This chapter contains test information
for a parallel-loaded resonant inverter.
Parallel-loaded Resonant Inverter [1]
For demonstration of the devices at 200°C, a circuit was needed that would
repetitively stress the devices. The circuit would also need to show a practical application
for the devices at 200°C. It was decided that an H-Bridge inverter with a switching
frequency of approximately 20kHz and a peak device current of approximately 20A would
meet these requirements.
In the search for inverter designs, "hard switching" design_ were not considered in
order to avoid the stress of both high current and high voltage in the switching device,
instead a parallel-loaded resonant inverter was built [1]. This circuit is shown in Figure 45.
The drive signals for the'se devices are generated using a Unitrode UC3860 control chip [2]
and an International Rectifier IR2110 [3] driver. The signals from the IR2110 are supplied
to bipolar drivers through optocouplers. The inverter is operated in an open loop fashion.
A split inductor design for the inverter produces half-wave resonant current in the switches.
1N3891 fast recovery diodes were used as anti-parallel diodes to commutate the second
half of this resonant current. Only the power devices and diodes were placed in the oven
mounted on an aluminum heat sink. The driver circuitry remained outside the chamber,
connected with twisted pairs of 12 gauge silver plated Teflon coated wire.
Figure 46 shows the drain-source voltage and drain current for a low-side N-
MOSFET in the inverter at 200°C. Likewise, Figure 47 show the collector-emitter voltage
and collector current for a low-side device in the IGBT inverter at 200°C. The transistor
case temperatures for the IGBT and MOSFET were measured at 214°C and 208°C,
respectively. No degradation in performance was observed at elevated temperature. The
IGBT inverter was successfully operated at 40A peak current for 72 hours at 200°C.
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o Unitrode UC3860 resonant mode power supply controller data sheets, Unitrode
Integrated Circuits, Merrimack, NH.
3, International Rectifier IR2110 high voltage bridge driver data sheets, International
Rectifier, E1 Segundo, CA.
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FIGURE 46. Switching waveforms for low-side MOSFET in switching inverter at 200°C.
FIGURE47.Switchingwaveformsfor low-sideIGBT in switchinginverterat 200°C.
Chapter 6. ZERO-CURRENT-SWITCHED BOOST CONVERTER
The next circuit that was tested at elevated temperatures was a zero-current-
switched (ZCS) boost converter [ 1]. The basic boost converter is modified by replacing
the switch with the resonant switch shown in Figure 48.
G1
J
f---_
_J
Figure 48. Resonant switch sub-circuit for ZCS boost converter
Non-resonant switching methods subject devices simultaneously to high voltages
and high currents during switching transitions which creates large switching losses. The
power dissipated in switching transitions becomes excessive at elevated temperatures due
to both increased leakage currents and increased switching times. The larger switching
losses at elevated temperatures lead to decreased reliability. In an effort to overcome this
limitation, the converter was designed using a zero-current switching scheme.
The inductor, L1, and the capacitor, C1, contained in the resonant switch are used
to shape the current through the IGBT/diode pair. The bi-directional switch formed by
the IGBT/diode pair allows excess energy stored in the resonant elements, L1 and C 1, to
be fed back to the source. This eliminates the voltage conversion ratio's load sensitivity
problem experienced by resonant switching schemes using uni-directional switches [1].
Figure 49 shows a sample IGBT/diode pair current for the sub-circuit above.
Figure 50 shows a representative IGBT/diode voltage waveform. At turn on, the IGBT
voltage can reach its on-state value quickly while the current slowly rises in a quasi-
sinusoidal fashion due to the LC circuit. This reduces losses in a fashion similar to a
turn-on snubber. The current then oscillates through the bi-directional switch due to the
resonance between L1 and C1. This allows the IGBT to be turned off while the diode is
carrying the reverse current. The diode then naturally commutates as the current returns
to zero. There is no simultaneous high current, high voltage stress on the IGBT at either
turn-on or turn-off as occurs with non-resonant switching schemes. This reduces
switching losses and device stress and should lead to increased device reliability,
especially at elevated temperatures.
Figure 49. IGBT/diode pair current (10 A/vert. division, 10 gs/horiz, division).
Figure 50. IGBT/diode pair voltage (20 V/vert. division, 10 gs/horiz, division).
A resonant frequency of 100 kHz was selected for the circuit. Equation 33 shows
the relationship between L 1, C 1 and the resonant frequency.
1
f== - 2n L_-_C_ eqn. 33
C 1 was sized with the goal of subjecting it to the entire range of ambient
temperatures in future versions. C 1 would be required to have a temperature stable value
and to be capable of rapid voltage change. These restrictions would make C 1 a very
expensive element. C1, therefore, was set to the lowest value which would allow the
circuit to operate properly in order to reduce cost. If too small a value was used, not
enough energy was stored and the circuit did not oscillate well enough to allow the
reverse current flow through the diode. A satisfactory value of 5 l.tF was experimentally
determined.
Once the value of C1 was set, the value of L1 was determined. A Magnetics, Inc.
55717-A2 powdered permalloy torroid core was used for L1. The inductor windings
were adjusted to achieve the desired 100 kHz resonant frequency. The necessary value
was experimentally determined to be 6.0 lxH. It was verified through testing that the
inductor value remained relatively stable. This was important, since changes in the value
of L 1 would alter the circuit's resonant frequency and make the circuit more difficult to
control.
A Harris TA9796 IGBT selected for use in this converter is rated for 34 A and
1000 V. This device has been characterized from 30°C to 200°C and no abnormal
behavior was found. The IGBT's breakdown voltage, which was plotted in a previous
chapter, is more than sufficient to endure the 80 V oscillations experienced at turn off in
this converter. The IGBT's on-state voltage versus temperature was also plotted
previously. For a relatively low voltage converter, the 3 - 4 V on-state voltage of the
IGBT represents a major source of losses.
The 1N3893 fast recovery diode used to complete the resonant switch is rated to
carry 12 A and block 400 V. A fast recovery diode was selected to reduce switching
losses and also to minimize the voltage oscillations at turn off.
Figure 51 shows the boost converter schematic including the resonant switch.
This converter operates veL'_' similarly to the basic boost converter. The inductor, L2,
filters the input current and provides a constant current source. The capacitor C2 filters
the output waveform to provide a DC voltage.
4,5mH
0 0
* +
5_F
Vin
0
Z 6,0tJH f
451JF f-_._
Vout
0
Figure 51. Power supply schematic.
Theconverter'svoltageconversionratio is governedbyequation34 [1].
x-1
x 1 _'fs[x . _l/-x_+r/l_Ii_IxIl]=02_f-_r +sin \r jx_,
eqn. 34
Vo 42V
x-- - - 1.5
Vs 28V
fs -- switching frequency
fre_= resonant frequency
 10oZn= = V5.0gF
Rto_ 17.6 _
r-- - - 16.0
Zn 1.10 _
and -- < sin -I < 2_:
2
A simple approximate voltage conversion ratio may be obtained if it is noted that
the expression shown in equation 34 is approximately 2_ for 0.0 < x/r <0.99. This
condition is satisfied for all conversion ratios of interest for this converter.
[_rr + sin-'(Z-rX )+ r(1 - I1 -(xl/]= 2rt eqn. 35
x-1 f_
- 0 eqn. 36
x f_s
By realizing that fs/fres is equivalent to the duty cycle, D, equation 37 may be
easily derived. It is of interest that equation 37 is the voltage ratio governing simple
boost converters.
Vo 1
- eqn. 37
Vs 1- D
The input inductor, L2, was chosen to be 4.5mH. A Magnetics Inc. 58867-A2
powdered ferrite torroid core was used for this element. Testing also verified that the
inductor value was relatively insensitive to temperature. The value of this inductor was
chosen to be large in order to reduce input current fluctuations and to satisfy the analysis
assumptions made in [1].
The output capacitor, C2, value was set by the allowable ripple voltage on the
output. A maximum allowable ripple voltage of +/-IV was selected. Equation 38 was
thenusedto determinetheminimumvalueof C2 to be23.8gF. A valueof 45gF was
selectedfor thecircuit.
C_>
lOOW
Iout(1- D)T 42V (.6667)(301.ts)
- - 23.8 gFAV 2V
Power Circuit Performance
eqn. 38
The power supply, excluding the control circuit and the two capacitors, operated
as designed at ambient temperatures between 30°C and 200°C. Although no extensive
life testing was done, the circuit was found to be generally reliable. It operated through
repeated temperature cycling and at 200°C for periods up to 7 hours without a single
failure.
Figure 52 shows the IGBT/diode current at 200°C, and Figure 53 shows the
IGBT/diode voltage at 200°C. When compared to the same measurements made at 30°C,
Figure 54 and Figure 55, it can be seen that the circuit operated in a consistent fashion
across the temperature range. The resonant frequency of the circuit stayed essentially
constant as shown by comparing Figure 52 and Figure 5.4.
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Figure 52. IGBT/diode pair current at 200°C (10 A/vert. division, 10 gs/horiz, division).
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Figure 53. IGBT/diode pair voltage at 200°C (20 V/vert. division, 10 I.ts/horiz. division).
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Figure 54. IGBT/diode pair current at 30°C (10 A/vert. division, 10 _ts/horiz. division).
.................7 .......i................i .........i ........7 .........................i _.................r .......i...............r _ ..............._................................._ _ ........
,::::::i<:i::::;:i::::::.::£1.::i:::.:i:::.ii:_:................ ..... .....f.... .........i __i .........--;_---...--i...........................i ..............
i................i .....i .....i. .....i .....i .....} .....} .....i. ........_ ...........! ...._ .....i .....i .....i .....i .....i ....i .......................i i
..................._.........i ......i ....................i .........._ ............................i .......................i .........i ...........i..........._.................................._...............[.................
Figure 55. IGBT/diode pair voltage at 30°C (20 V/vert. division, 10 lxs/horiz, division).
The output voltage waveform at 200°C in Figure 56, and at 30°C in Figure 57
changed very little over the temperature range. This was as expected since the filter
capacitor was not subject to the varying ambient temperatures. The output voltage varied
approximately+/-2V (5%)atall temperaturesdueto theripplevoltageandto high
frequencynoise.
........................... i
Figure 56. Output voltage at 200°C (10 Wvert. division, 20 gs/horiz, division).
Figure 58 is the overall efficiency of the converter versus temperature. The
efficiency of the converter is 79.75% at room temperature and drops to 71.38% at 200°C.
While the efficiency of the circuit is reduced at elevated temperatures, this reduction is
not great enough to render the circuit unusable.
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Figure 58. Overall converter efficiency versus temperature.
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The IGBT/diode pair and the input inductor are the two elements which dissipate
most of the power lost in the power supply. At 200°C, the losses in these elements
represent 82% of the total circuit losses
Figure 59 shows the power dissipated in the IGBT/diode pair versus temperature.
As can be seen in Figure 60, the on-state losses of the IGBT are the dominant factor at
room temperature. Fluctuations in the IGBT's on-state voltage account for most of the
changes in power loss to 110°C. Above this temperature, increases in the diode's leakage
current and reverse recovery time make the diode's losses significant. Figure 6 I, the
instantaneous IGBT/diode pair losses at 200°C shows a large increase in the dissipated
power at the diode turn off due to the increased reverse recovery time.
16
14
12
10 •
8 • •
_ - •6
4
2
0 .... i,,,,i,, ......... l
0 50 100 150 200 250
Temperatu_ (°C)
Figure 59. IGBT/diode pair losses versus temperature.
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Figure 61. Instantaneous IGBT/diode pair losses at 200°C (50 W/vert. division, 10 Ix
s/horiz, division).
The power loss due to the input inductor as a function of temperature is
shown in Figure 62. Increases in core losses and in copper wire losses both occur as the
ambient temperature rises.
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Figure 62. L2 losses versus temperature.
Control Circuit Design
The control circuitry of the power supply was designed using the UC1860
resonant mode power supply controller [2]. This integrated circuit was developed
specifically for implementation of frequency-modulated fixed-on-time control schemes
and incorporates all the functions required for control of the resonant power supply.
Functions utilized in the design of the control circuit and provided by the UC1860
included a precision voltage reference, an error amplifier, a variable frequency oscillator
(VFO), and oscillator triggered one shot and an output driver. The UC 1860 is contained
in a ceramic package and is rated for operation to 125°C. Despite this rating, the control
circuit was designed with operation to 200°C in mind.
The control circuit was fabricated as a thick fdm hybrid with special
consideration given to facilitating operation to 200°C. The resistors, both printed and
chip, used in this process are temperature stable. Special NPO capacitors were used in
the circuit because they were found to be durable and to have constant (+/- 5%) values
across the temperature range. High temperature solder paste was used in the process
instead of the usual tin-lead mixture which melts at 180°C.
The first step in the control circuit design was to set the on time of the UC1860's
one shot timer which controls the output drive pulse width. The on time was selected to
providezerocurrentturnoff of the IGBT at all temperatures. A room temperature on
time of 8.4 Its was experimentally determined to meet these needs.
With the on time selected, the values of the resistor and capacitor connected to the
UC 1860's RC pin (pin 9) could be calculated. The capacitor was selected from the
available values to be 1 nF. The necessary resistor value was then calculated to be 42 k_
using equation 39. In the layout, the printed resistor used for this element was designed
as 30 k_ to allow precision trimming of the resistor to provide the exact on time desired.
on time = 0.2(R'C) eqn. 39
With the on time set, the minimum and maximum control frequencies could be
set. These frequencies determine the maximum and minimum input voltages which the
power supply can convert to the desired output voltage. With the Trig and Osc pins (pins
13 and 14) grounded, the frequency of the output waveform is established by the 1,?.50's
VFO. Equation 40 is used to approximate the oscillator frequency. CVF O was selected
from available values to be lnF. This equation shows that with CVF O set the oscillator's
frequency is directly p.roportional to IVF O.
IvFo
fox - (CvFo • IV) eqn. 40
Using equation 41, the range of necessary oscillator frequencies was determined.
It was decided that the power supply should be able to control for 16 V to 36 V. Using
15 V and 37 V as the extremes to allow for a margin of error, the minimum oscillator
frequency was calculated to be 11.88 kHz, and the maximum oscillator frequency was
calculated to be 64.16 kHz.
Vo 1
eqn. 41
The minimum oscillator frequency was set by a resistor connected between the 5
V reference and the IVF O pin which sits at approximately 1.4 V. The minimum value of
this resistor was calculated to be 303 kf_ using equation 40. The value implemented in
the control circuit was 312 kfL
The maximum oscillator frequency was then set using a resistor between the error
amplifier output and the IVF O pin. The error amplifier's maximum output is 2 V above
the IVF O pin. The maximum value of this resistor was calculated as 40 k.Q. The final
value of the printed resistor used for this value was 33.2 k_ in order to provide
additional range of controllable voltages.
Figure 63 shows the feedback circuit which is the UC 1860's error amplifier. The
first stage of the circuit consists of a voltage divider and a low pass filter. R1 and R2
form a voltage divider which reduces the power supply's 42 V output to the 3 V
recommended input level for the error amplifier. R2 and C 1 form a low pass filter with a
-3dB frequency of approximately 1600 Hz (l/21tRC). The second stage of the feedback
circuit is an integrator which adds stability to the circuit. The transfer function of this
stage can be approximated by equation 42.
Vo---(l + R3C2s)-(1 + lO-6s) (1"_
Vi, - l_C3s - lO-4s = 104_s) + 0.01 eqn. 42
42 V outpu I
100 nF
1.3 Mo_ R1 1 ko
lnF 100 k- lnF 3V
m 2_
Figure 63. Feedback circuit diagram.
The final portion of the control circuitry design was the output driver. Initial tests
of the UC 1860 showed that its drive circuitry failed when driving the IGBT at elevated
temperatures. To avoid these destructive failures, the output buffer shown in Figure 64
was added. This simple non-inverting bipolar transistor output buffer reduced the current
requirements placed on the UC 1860's output driver. The 2N2222 and 2N2907 transistors
used in this circuit were in TO-18 metal packages. By implementing this circuitry, the
failures were eliminated and the UC1860 was able to drive the IGBT at 200°C.
+12V
!
2N2222
] o
2N2907
0 _.[_. o
Vout
Figure 64. Output buffer schematic.
Control Circuit Performance
The control circuit functioned as designed at room temperature, regulating the
power supply's output to 42.9 V. The output voltage could have been fine tuned by
trimming resistor values in the feedback circuit. The range of controllable input voltages
exceeded the desired 16 V to 36 V range, and the on time was measured to be 8.34 Its,
almost exactly the designed value. The feedback circuit was stable and operated at all
temperatures up to 170°C.
Table 2 shows the control circuit parameters measured at the temperatures listed.
At 170°C, the control frequency dropped to approximately its minimum set value of 11.7
kHz. This was possibly due to drifting in the error amplifier's output voltage. The
circuit resumed working when the temperature was lowered.
Temperature
(oc)
30
f (kHz)
35.09
Output Voltage
(v)
5V Regulator
output (V)
4.97
On Time (Its)
42.9 8.34
50 35.09 42.9 4.97 8.34
70 35.09 42.9 4.97 8.34
90 35.09 42.9 4.97 8.34
110 35.09 42.9 4.97 8.34
130 35.81 43.2 4.99 8.34
150 37.38 44.4 5.04 8.26
170 11.71 5.00
Table 2. Control circuit parameters over temperature range.
Theprecision5 V referencedid notremainconstant.Thisresultedin temperature
variation in the output voltage. In order to provide a temperature invariant output
voltage, a voltage reference which was not temperature sensitive would be necessary.
A simple open loop UC 1860 circuit was constructed in order to experimentally
determine the satisfactory on time for circuit operation from 30°C to 200°C. This
process provided not only a satisfactory on time, but also other valuable data from the
successful operation of this open loop control circuit to 200°C. The performance of the
output drive was verified to 200°C. The satisfactory operation of the UC1860 VFO and
one shot to 200°C were also demonstrated by this process. These portions of the
UC 1860 were shown to be operational across the temperature range and pointed to the
other circuitry as the source of the high temperature failures.
References.
o K. H. Liu, R. Oruganti, and Fred C. Y. Lee, "Quasi-Resonant Converters -
Topologies and Characteristics," IEEE Transactions on Power Electronics, Vol.
PE-2, No. 1, January 1987, pp. 62-71.
. Unitrode UC 1860 resonant mode power supply controller data sheets, Unitrode
Integrated Circuits, Merrimack, NH.
Chapter 7. ZERO-VOLTAGE SWITCHED CONVERTER
The previous two chapters have described testing a parallel-loaded resonant
converter and ZCS boost converter. The resonant converter was tested with both IGBTs
and MOSFETs. The ZCS boost converter, which converts 28 Vdc to 42 Vdc, utilized an
IGBT., Examination of the waveforms in the previous chapter indicates that the voltage
across the resonant switch reaches voltages as high as 80 V. This voltage level was not a
concern with the 100 V IGBT. However, for the 50 V MOSFETs used in this effort, these
voltage spikes are unacceptable. As a result, a different circuit topology was selected so
that the MOSFETs could tested at 200 °C. This circuit, which also converts 28 Vdc to 42
Vdc, will be described in this chapter and test results will be given for 100 W and 500 W
units.
Figure 65 shows the circuit topology utilized for testing the MOSFETs at 200 °C.
As can be seen in this figure, the circuit consists of an H-bridge containing 4 MOSFET
switches S 1-$4. These devices are controlled using a phase-shifted PWM scheme which
allows them to be turned on at zero voltage [1-2]. The diodes D1-D4 may be the intrinsic
diodes of th,: MOSFETs or discrete diodes. The capacitances Csl - Cs4 are lossless
snubbers. Since this circuit is a buck-derived topology [1-2], a transformer is needed to
T
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Figure 65. Phase-shifted PWM circuit topology [ 1-2]
step up the voltage. Components Lf and Cf form a filter. The inductance Lf is needed in
this circuit to help achieve zero-voltage switching.
The switching signals for the circuit of Figure 65 are given in Figure 66. Switches
S1 and $2 are operated 180 degrees out of phase with respect to one another; $3 and $4 are
operated in the same manner. The duty cycle for all switches is slightly less than 50%.
Control is achieved by phase-shifting the switches in the right leg from those in the left leg.
From tO - tl, S1 and $4 are conducting. At tl, S1 is turned off, and the current flowing in
the leakage inductance of the transformer transfers from S 1 to the capacitors Csl and Cs2.
Capacitor Csl begins to charge from zero to the input voltage while Cs2 discharges from
theinputvoltageto zero.WhenthevoltageacrossCs2reacheszeroandgoesnegative,D2
turnson; switch$2cannowbeturnedonat zerovoltage,thusreducingtheswitching
losses.During thetimeintervalt2-t3, $2and$4areconductingandthevoltageappliedto
thetransformeris zero. At t3, $4 is turned off. The current in the leakage inductance of
the transformer now charges Cs4 and discharges Cs3. When the voltage across Cs3 tries
to go negative, D3 turns on so that $3 can now be turned on at zero voltage. Note that only
zero voltage turn on of switches S 1-$4 is achieved; the switches are not turned off at zero
voltage or current.
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Figure 66. Switching signals for phase-shifted PWM.
The width of the interval from tO - tl depends on the amount of phase shift between
the switching signals for S 1 and $4. The phase shift between $2 and $3 is the same as that
for S 1 and $4. Control of the output voltage is then achieved by varying the length of
intervals tO - tl and t4 - t5. In order to prevent a dc bias on the transformer core, the length
of these two intervals should be the same. The output voltage is directly proportional to the
length of these intervals; as a result, this circuit is referred to as a buck-derived converter.
A resonant converter could have been selected for this application, since it is
possible to achieve zero voltage/current switching with this type of converter. Each of
these converters contains a network of inductors and capacitors which is connected
between the source and the load. One method of control for these converters is frequency
control, where the switching frequency is varied in relation to the resonant frequency. The
value of capacitance affects the resonant frequency of the circuit. As a result, if the
capacitance varies with temperature, then the resonant frequency will also vary making
control more difficult. Capacitors with large capacitance values (1 IJ.F and greater) are very
sensitive to temperature, decreasing with increasing temperature. On the other hand,
capacitors with small values ( less than 0.1 I.tF) are relatively insensitive to temperature
variations. Large capacitances would typically be used in resonant converters, whereas
small capacitances are suitable for the lossless snubber applications of the circuit of Figure
65. Since it is the goal of this project to place as much of the circuit as possible in the
oven, resonant converters were eliminated from consideration because of this capacitance
variation.
Thedottedboxof Figure65 indicatesthosecomponentsthatweretestedatelevated
temperature.Thelosslesssnubbercapacitorshavebeenincludedin thedottedboxbut are
notcurrentlybeingutilizedbecauseof thedifficulty in locatinghightemperaturecapacitors
with thenecessarycurrentrating.
Thefirst prototypeconstructedwasdesignedfor operationatapproximately100W
output. SwitchesS1-$4in thisprototypeareInternationalRectifier'sIRF044MOSFETs.
Thisdeviceis ratedfor 60V and30A at acasetemperatureof 25° C. It is not ratedfor
operationaboveacasetemperatureof 175° C. DiodesD1-D4areMotorola'sMUR5015
ultrafastdiodeswith voltageandcurrentratingsof 50A and150V, respectively,anda
maximumjunctiontemperatureof 175° C. Theintrinsicdiodesof theMOSFETscould
havebeenused,buttheefficiencyof thecircuit increasedwith theadditionof external
diodesDl-D4. Thecenter-tappedtransformerwasdesignedusingaMagneticspowdered
iron core(partno.58867-A2-4).It has22 turnson theprimary and44 turnsoneachof the
secondarywindings.Themagnetizinginductanceof this transformeris 54 p.H; this value
was relatively insensitive to variations in temperature. The output diodes are also
MUR5015 diodes. The inductance in the output filter, which also is necessary to achieve
zero-voltage switching, is composed of 45 turns on a Magnetics core (58867-A2-4) and
has an inductance of 136 gH. The filter capacitance is 330 I.tF. A Unitrode UC3875
control chip is utilized to produce the switching signals for S 1-$4 [3]. The control chip
connections are shown in Figure 67.
With an output voltage of 42 V and a load resistance of 15 _, the output power for
this prototype is actually 117.5 W. Figure 68 gives a plot of the efficiency versus ambient
temperature. This data was recorded in the following manner. The oven temperature was
adjusted to the desired value. After thirty minutes at this temperature setting, voltage and
current measurements were taken with digital multimeters and then the temperature was
moved to the next setting. Note that the efficiency starts at 90.6% for a temperature of 20 °
C and decreases to 88.7% at 200 ° C. The efficiency numbers may be improved slightly
through the addition of capacitors Csl - Cs4. The power required for the control circuitry
is also included in calculating the efficiency data.
Life testing of this prototype was undertaken next. This prototype was operated at
117.5 W and at a temperature of 200 ° C for a period of 1000 hours without failure. The
efficiency held constant at 88.7% during this test period. The output voltage remained at
42 Vdc throughout the test.
Figures 69 - 71 show waveforms for this circuit operating at 200 ° C at the end of
the life test. The transformer input voltage is shown in Figure 69. This waveform contains
some ringing produced by parasitic capacitances and inductances in the circuit. This
ringing could be reduced by the addition of some capacitance across the input to the H-
bridge, as was seen in a room temperature version of this prototype. Suitable high
temperature capacitors were not available for oven operation. Some of the ringing may also
be produced by the test probe which must be inserted into the oven, since the oscilloscope
leads are not able to withstand 200 ° C operation.
Figure 70 and 71 show Vds and Id versus time for S 1 and $3, respectively. The
current Id includes the current flowing through the discrete diode added to the circuit. Note
in Figure 70 where the voltage goes to zero and the current begins to increase. This
illustrates zero-voltage tum off of switch S1. Switch $3 also turns off at zero voltage as
seen in Figure 71. The spike in the voltage waveform for S 1 just before the voltage goes
high appears during operation at 200 ° C and is not present for room temperature.
Adjustments in the gate drive circuit should eliminate this. Figure 71 shows a negative
current pulse which indicates current flow through the discrete MUR5015 diode. $3 is
turned on at zero voltage during this interval.
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Figure 67. Control chip connections for 100 W unit.
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Figure 70. Vds and Id versus time for S 1.
(10 V/div, 5 A/div, 5 _ts/div)
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Figure 71. Vds and Id versus time for $3.
(10 V/div, 5 A/div, 5 ps/div)
A 500 W prototype using the circuit topology in Figure 65 has also been
constructedand tested. Each MOSFET shown in Figure 65 is actually composed of 2
IRF044 International Rectifier MOSFETs connected in parallel, which reduces the
conduction losses associated with these devices thus improving the efficiency. The control
circuit of Figure 67 is modified only slightly for operation at this power level.
The transformer used in the 100 W prototype was not capable of handling the
increased power level. A new transformer was designed which used a Magnetics Square
Permalloy Tape Wound core housed in an aluminum case. The tape for this core has a
thickness of 0.001 in. and a width of 1.0 in. The primary winding is composed of 6 turns
of four 10 AWG teflon-coated conductors, while each secondary winding consists of 12
turns of one 12 AWG teflon-coated conductor.
The efficiency of this prototype was also measured as the temperature is varied
from 20 °C - 200 °C. Figure 72 is plot of the efficiency versus temperature. The input and
output currents of the prototype were measured using 50 A current shunts. The input and
output power were then calculated using measurements of the input and output voltage.
The power required by the control circuitry is also included in the efficiency calculations.
The converter was operated at each temperature level for 30 minutes before any voltage and
current measurements were recorded. As can be seen from this plot, the efficiency varied
less than 1% over the range of temperatures.
This prototype has also undergone life testing. The unit has operated for more than
1000 hours at 200 °C. The efficiency has held constant at 85.8% while the output voltage
has remained at 42 Vdc.
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Figure 72. Efficiency versus temperature for the 500 W unit.
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